

FIGURE 1




FIGURE Z

SELECTAGLE VOLTAGE EG. 2.5V VOOD DIGITAL SUPPLY AN




FIGURE 3




FIGURE 4

.

-- •




FIGURE 5

Sinc #2e 6th order 2. Bismarck Sinc Decimation Chain Sinc #2d 5th order SINC 2 Sinc #2c Sinc #2b 4th order 4th order 83 B Sinc #2a 4th order 64KHz 17 bits SINC 1 ROOD FOOT 600B Sinc #1b 6th order Sinc #1a 5th order ATAŒM

FIGURE 6

Fifth order decimate by 8:

$$H(z) = \left(\frac{1-z^{-4}}{1-z^{-1}}\right)^5$$

• 36 tap FIR filter. Half of the (symmetric) coefficients

	$h_8 = 490$	$h_{17}=2460$
		o P
	h <sub>7</sub> =:330	h <sub>16</sub> =2380
	9	977
	$h_6=210$	h <sub>15</sub> =2226
	9	
•	$h_s = 126$	h <sub>14</sub> =20I0
		H H
	$h_4 = 70$	$h_{13}=1750$
	$\mathbf{h}_{4}^{:}$	$h_{13} =$
	2	0/
-	13=35	= [4
		h
	<sub>12</sub> =15	<b>-1190</b>
	$h_2$	2   h <sub>11</sub> =1190   h <sub>12</sub>
		9
	1 <sub>1</sub> =5	$h_{10} = 926$
	I	ď
	[-	96
	$\mathbf{p_{0}}_{\mathbf{p}}$	Pol





FIGURE B

$$H(z) = \left(\frac{1-z^{-1}}{1-z^{-1}}\right)^{4}$$

### Impulse Response:

$$\sqrt{|n|} = x[n] + 6 \cdot x[n-1] + 15 \cdot x[n-2] + 20 \cdot x[n-3] + 15 \cdot x[n-4] + 6 \cdot x[n-5] + x[n-6]$$

# 3. Bismarck Sinc1b Functional Diagram



Filter	System	IMPULSE RESPONSE
Name	Function	לעלו כון
Sinc2(a) Sinc2(b)	$H(z) = \left(\frac{1-z^{-2}}{1-z^{-1}}\right)^4$	h[n] = [1 4 6 4 1]
Sinc2(c)	$H(z) = \left(\frac{1-z^{-3}}{1-z^{-1}}\right)^4$	h[m]
Sinc2(d)	$H(z) = \left(\frac{1-z^{-2}}{1-z^{-1}}\right)^5$	h[n] = [1 5 10 10 5 1]
Sinc2(e)	$H(z) = \left(\frac{1-z^{-2}}{1-z^{-1}}\right)^6$	h[n] = [1 6 15 20 15 6 1]

### Sinc2(a) and Sinc2(b):




FIGURE 12

### The same grant time than the the transfer of the time than the transfer of the transfer of the time than the transfer of the transfer of the time than the transfer of the time than the transfer of the time than the time that the time the time that the time the time the time the time that the time that the time the time

## FIGURE 13A Sinc2(c):


y[n] = x[n] + 4x[n-1] + 10x[n-2] + 16x[n-3] + 19x[n-4] + 16x[n-5] + 10x[n-6] + 4x[n-7] + x[n-3]   
= x[n] + 4x[n-1] + 
$$\frac{1}{18}$$
 x[n-2] +  $\frac{1}{18}$  x[n-2] +  $\frac{1}{18}$  x[n-3] +  $\frac{1}{18}$  x[n-4] +  $\frac{1}{18}$  x[n-4] +  $\frac{1}{18}$  x[n-6] +  $\frac{1}{18}$  x[n-8]


# FIGURE 13B Sinc2(d):


y[n] = x[n] + 5x[n-1] + 10x[n-2] + 10x[n-3] + 5x[n-4] + x[n-5]  
= x[n] + 
$$\frac{4x[n-1] + x[n-1]}{4x[n-1]}$$
 +  $\frac{8x[n-2] + x[n-3]}{4x[n-3]}$  +  $\frac{4x[n-4] + x[n-4]}{4x[n-4]}$  + x[n-5]

# FIGURE 13C Sinc2(e):

#### Sinc2(a) and Sinc2(b):







Accumulate Phase (5 additions)

FICURE 15A






FIGURE 15B

#### Sinc2(c):



#### Sinc2(e):








FIGURE 178





Sinc2 Control-Datapath Architecture




FIGURE 20A




FIGURE 20B

### Programming Procedure:

- 1. Select decimation rate.
- 2. Select required mini-sincs and associated Accumulate and Output subroutines.
- 3. Separate coefficients into form suitable for shift-add operations.
- 4. Check for overflow after each addition in the filter.
- 5. Perform necessary truncation to 24 bits and scaling of subsequent coefficients in mini-sincs.
- 6. Time multiplex Accumulate and Output Subroutines so that a maximum of 8 additions/subtractions are performed for each input from sinc1.
- 7. Create code for RAM2 (Accumulate and Output Subroutines) in the form: [Coeff 1] [Src 1] [Src 2] [Dest] [Coeff2] [Done Subroutine]
- 8. Create code for RAM1 (Main Control code) (Line #] [Wait for new data] [Done program]




FIGURE 22





FIGURE 23



DSP Data Memory/Register Map




FIGURE 24A

FIGURE 24B




FIGURE 25




FIGURE 26




FIGURE 27




FIGURE 28




FIGURE 29




FIGURE 30A





FIGURE 30B

FIGURE 3001	wire
F164.2E 30CZ	24 wires
FIGURE BOCZ	register
FIGURE 30C4	multiplexer
FIGURE 3065	tristate buffer
F160RE 30C6	inverter
FIGURE 30C7	exclusive or gate
FIGURE 30CB	+ adder
FIGURE 3009	* multiplier
FIGURE 30C/d	right shifter



State	Action	s During State	
S0	$D_0(D4_k) = D_4(D4_{k-1}) + D_3(D3_{k-1})$	Clear SUM	Load DINk
S1	$D_0(D3_k) = D_4(D3_{k-1}) + D_3(D2_{k-1})$	$SUM_k += D_0(D4_k) >> Shift4$	
S2	$D_0(D2_k) = D_4(D2_{k-1}) + D_3(D1_{k-1})$	$SUM_k += D_0(D3_k) >> Shift3$	
S3	$D_0(D1_k) = D_4(D1_{k-1}) + D_3(R_{k-1})$	$SUM_k += D_0(D2_k) >> Shift2$	
S4 -		$SUM_k += D_0(D1_k) >> Shift1$	
S5	$D_0(R_k) = DIN_k +/- VREF$		

FIGURE 30FZ




FIGURE 30 GI

State		Actions During	State	-
S0	Clear SUM	Clear C	Clear B	Clear A
SI				Load A <mem(d4<sub>k)</mem(d4<sub>
S2			Shift B <a(d4<sub>k)</a(d4<sub>	Load A <mem(d3<sub>k)</mem(d3<sub>
S3	$SUM_k += B(D4_k) >> Shift4$	$C = B(D4_k) + A(D3_k)$	Shift B <a(d3<sub>k)</a(d3<sub>	Load A <mem(d2<sub>k)</mem(d2<sub>
S4				Store C>Mem(D4 <sub>k+1</sub> )
S5	$SUM_k += B(D3_k) >> Shift3$	$C = B(D3_k) + A(D2_k)$	Shift B <a(d2<sub>k)</a(d2<sub>	Load A <mem(d1<sub>k)</mem(d1<sub>
S6				Store C>Mem(D3 <sub>k+1</sub> )
S7	$SUM_k += B(D2_k) >> Shift2$	$C = B(D2_k) + A(D1_k)$	Shift B <a(di<sub>k)</a(di<sub>	Load A <mem(din<sub>k)</mem(din<sub>
S8				Store C>Mem(D2 <sub>k+1</sub> )
S9	$SUM_k += B(DI_k) >> ShiftI$	$C = B(D1_k) + A(DIN_k)$	Shift B <a(din<sub>k)</a(din<sub>	Load A <mem(vref)< td=""></mem(vref)<>
S10			Shift B <a(vref)< td=""><td>LoadReg A<c(temp)< td=""></c(temp)<></td></a(vref)<>	LoadReg A <c(temp)< td=""></c(temp)<>
SII		C = +/-B(VREF) + A(Temp)		
S12				Store C>Mem(DI <sub>k+1</sub> )

FIGURE 3062




FIGURE 30 HI

State		Actions During S	tate	
S0	Clear SUM	Load C < D4k		Load DIN <sub>k</sub>
Sì	$SUM_k += C(D4_k) >> Shift4$	Load C < D3 <sub>k</sub>	$D4_{k+1} = C(D4_k) + D3_k$	
S2	$SUM_k += C(D3_k) >> Shift3$	Load C < D2 <sub>k</sub>	$D3_{k+1} = C(D3_k) + D2_k$	
<b>S</b> 3	$SUM_k += C(D2_k) >> Shift2$	Load C < Dlk	$D2_{k+1} = C(D2_k) + D1_k$	
<b>S4</b>	$SUM_k += C(D1_k) >> Shift1$	$C(Temp) = C(D1_k) + DIN_k$		
S5			$D1_{k+1} = C(Temp) +/- VREF$	

FIGURE 30HZ




FIGURE 31




FIGURE 32

SUM, = D4,>>1       D4,+1 = D4, + D3, +	4	Peedforward	Integration	Temp	Din	SUM	SUMSIGN	TEMP	S Bus	I Bus	Write I
SUM <sub>k</sub> = SUM <sub>k</sub> D3 <sub>k+1</sub> = D3 <sub>k</sub> + D2 <sub>k</sub> Write + D3 <sub>k&gt;5</sub> + D2 <sub>k</sub> + D1 <sub>k</sub> Write + D2 <sub>k&gt;5</sub> + D1 <sub>k</sub> Write + D2 <sub>k&gt;7</sub> Write + D2 <sub>k&gt;7</sub> + D1 <sub>k</sub> Write + D1 <sub>k+1</sub> = D1 <sub>k+1</sub> + D1 <sub>k+1</sub> Write + D1 <sub>k+1</sub> = D1 <sub>k+1</sub> + VREP	0	SUM <sub>k</sub> = D4 <sub>k</sub> >>11 + D4 <sub>k</sub> >>9 + D4 <sub>k</sub> >>7	D4 <sub>k+1</sub> = D4 <sub>k</sub> + D3 <sub>k</sub>		Load DIN <sub>k</sub>	Write			+D4>>7 +D4>>9 +D4>>11	+D3	ጟ
SUM <sub>k</sub> = SUM <sub>k</sub> D2 <sub>k+1</sub> = D2 <sub>k</sub> + D1 <sub>k</sub> Acc./         Write           - D2 <sub>k</sub> >>/2         Write         Write           - D2 <sub>k</sub> >>/2         Write         Write           SUM <sub>k</sub> = SUM <sub>k</sub> D1 <sub>k+1</sub> = D1 <sub>k+1</sub> ' +/· VREP         Write           D1 <sub>k+1</sub> = D1 <sub>k+1</sub> ' +/· VREP         Write	-	SUM <sub>k</sub> = SUM <sub>k</sub> + D3 <sub>k</sub> >>8 + D4 <sub>k</sub> >>8 + D3 <sub>k</sub> >>9	D3 <sub>k+1</sub> = D3 <sub>k</sub> + D2 <sub>k</sub>			Acc/ Write			+D3>>4 +D3>>5 +D3>>8	+D2	D3
SUM <sub>k</sub> = SUM <sub>k</sub> Dl <sub>k+1</sub> = Dl <sub>k</sub> + DlN <sub>k</sub> + Dl <sub>k</sub> Dl <sub>k+1</sub> = Dl <sub>k+1</sub> + 4. VREF	2	SUM <sub>k</sub> = SUM <sub>k</sub> + D2 <sub>k</sub> >>1 - D2 <sub>k</sub> >>7	D2 <sub>k+1</sub> = D2 <sub>k</sub> + D1 <sub>k</sub>			Acc./ Write			-D2>>4 +D2>1 -D2>>7	1Q+	22
Dikti = Dikti	3	SUM <sub>k</sub> = Sum <sub>k</sub> + Di <sub>k</sub>	Di <sub>k+1</sub> ' = Di <sub>k</sub> + DiN <sub>k</sub>			Acc./ Write	Write		10+ 10- 10-	NIQ+	DI
	•	-	Di <sub>k+1</sub> = Di <sub>k+1</sub> ' +/- VREF							4F3	10
9	2										
	5										
	7						·-				

HEX		051C 00EAAC	04D3 0082A1	048A 00909F	00003	00000	00000	00000	00000								
		0S1C (	04D3	048A	1469 000003	00000 6200	00000 0000	00000 0000	00000 0000								
<	0	0	-	-1	-	0	0	0	0								$\neg$
m		0	0	-	-	0	0	0	0								
	2	-	0	-	0	0	0	0	0								
e	3	-	0	-	0	0	0	0	0								
shift_s3	4	0	0	-	0	0	0	0	0								
ą į	5	1	-	0	0	0	0	0	0								
	9	0	0	•	0	0	0	0	0								
	7	-	-	-	0	0	0	0	0						•		
2	∞	0	0	0	0	0	0	0	0								
shift_s2	6	0	1	0	0	0	0	0	0								
st.	-0	-	0	0	0	0	0	0	0								
	1	0	0	.0	0	0	0	0	0								
	1 2	0	0	1	0	0	0	0	0								
	3	1	0	0	0	0	0	0	0								
_	1	1	0	0	0	0	0	0	0								
shift_s1	1 5	1	1	-	0	0	0	0	0								
4	1 6	0	0	0	0	0	0	0	0								
	1/2	0	0	0	0	0	0	0	0								
*	00	0	0	0	0	0	0	0	0	·							
	- 6	0	0	0	0	0	0	0	0								
_	40	0	0	0	0	0	0	0	0								
P. P. C.	7-	0	0	0	0	0	0	0	0								
*	nn	0	0	0	0	0	0	0	0								
	46	0	0	0	0	0	0	0	0								
Я	4	0	1	0	1	1	0	0	0				<u>.                                    </u>				
spur en	42	0	-	-	0	0	0	0	0		<u> </u>				<u>L</u>		Ш
4	4.0	-	0	0	0	0	0	0	0						_	<u> </u>	
Я	77	-	0	-	-	_	0	0	0						_	<u> </u>	
ibus, en	4 80	_	-	0	0	-	0	0	0	_		_		<u> </u>	<u> </u>	_	$\sqcup$
4	40	0	0	0	-	_	0	0	0	_	<u> </u>	<b>Ļ</b>		_	1_	<u> </u>	igspace
	0 3	0	-	0	-	-	0	0	0			<u> </u>	_	_		<u> </u>	1_
P		0	-	1	0	<u> </u>	0	0	0			<u> </u>	<u> </u>	<u> </u>	<u> </u>		
	2	-	0	0	0	0	0	0	0								$oldsymbol{ol}}}}}}}}}}}}}}}}}}$
<b>t</b>	66	0	0	0	0	0	0	0	0					_	_		
SO.	64	-	-	-	E	0	0	0	0								
Ü	6.20	0	0	0	0	0	0	0	0	_		1		1_	1_	_	
0	3	0	0	0	-	0	0	0	0					_			

FIGURE 34





Table 1: Legend

dout_diy0	data output bit, 0 delay
dout	data output bit, 0-63 clock delay
delay[5:0]	how many clocks (0-63) to delay output data dout_dly0
delay[5:4]	selects segment into which to direct dout_diy0
delay[3:0]	selects where to tap segment D to get dout

FIGURE 358






Figure 37